

CLOCK

The diagram shows a clock generator circuit. It starts with a 12V supply connected to a 5k7 resistor (R12) in series with a 0.4V output. This is followed by a 10nF capacitor (C20) and a 330 ohm resistor (R13) in series with a 0.4V output. A 100pF capacitor (C21) is connected to ground. The output is labeled 100pF.

The basic frequency of the sync generator is a 12.096 MHz clock, generated by crystal Y1. The output of the oscillator, viewed with an oscilloscope, is a signal with a period of 83 nanoseconds.

The oscillator frequency is divided down by binary counters R4, R5, and R6. These provide various horizontal synchronization frequencies (1H thru 256H). The final output of the horizontal counting chain is 256H. This signal is, in effect, a division of the oscillator frequency by 768, or 15.750 Hz. The period of 256H is about 63.5 microseconds. The 256H signal, as well as other horizontal signals, are used to generate H BLANK and H SYNC timing pulses.

The 256H signal is used to generate vertical sync signals 1V thru 128V. The 128V signal is, in effect, a division of the 256H frequency by 262. This results in the final output from the counters of 60 Hz (16.6 microseconds). The various vertical sync signals address sync PROM L4 whose data is latched at the output of L5.

The end result of the horizontal and vertical timing waveform is to synchronize the TV monitor display. This display consists of 262 horizontal lines per frame: only 240 lines are visible, since the last 22 lines occur during vertical blanking. Each line is equivalent to 768 clock pulses. Each frame is repeated 60 times per second, providing the necessary frequency of display refresh for a stable, non-fllickering display.

ADDRESS DECODER

The address decoder receives addresses from the microprocessor, decodes the addresses, and turns on the required circuitry carrying out the instruction for that address. The address map, to the right of this text, is for the 4-Player Football game. This map provides the necessary information for operating the circuitry with the Atari Automatic ROM/RAM Tester. Before connecting the Tester, do the following:

1. Remove the microprocessor.
2. Short pin 37 to 39 of microprocessor socket C2/3.
3. Ground pin 9 of edge-connector J19.

The ones and zeros in the ADDRESS column of the address map indicate the address necessary for information to be passed to and from the microprocessor. A 0 indicates that the address line is low, and a 1 indicates the line is high. Blank spaces indicate that it doesn't matter whether the address line is low or high. An A indicates that the address line is used as part of the functional address for that particular peripheral access. In the DATA column, a D indicates that the data line

MEMORY MAP

ADDRESS	DATA	FUNCTION
0000-0FFF	XXXXXXXXXXXXXXXXXXXX	WORKING RAM
0000-0FFF	XXXXXXXXXXXXXXXXXXXX	0000-0FFF P10 RAM & MATH OBJECTS
		MOTION RAM ORGANIZATION
		1300 MOT OBJ 1 VERT POS
		1301 MOT OBJ 1 PIC NO
		1302 MOT OBJ 1 MORE POS
		1303 SPARE
		1304 MOT OBJ 2 PIC NO
		1305 MOT OBJ 2 VERT POS
		1306 MOT OBJ 2 MORE POS
		1307 SPARE
		1308 MOT OBJ 16 PIC NO
		1309 MOT OBJ 16 VERT POS
		130E MOT OBJ 16 MORE POS
		130F SPARE
1000-1FFF	XXXXXXXXXXXXXXXXXXXX	SCROLLFIELD
2000	XXXXXXXXXXXXXXXXXXXX	SCROLLFIELD OFFSET
2001	XXXXXXXXXXXXXXXXXXXX	WHISTLE SOUND
		HIT SOUND
		KICKER (RESETS NOISE GEN)
		LDS
		CON CNTR LEFT
2002	XXXXXXXXXXXXXXXXXXXX	CROWD AMP
		CON CNTR RIGHT
		ATTRACK
2003	XXXXXXXXXXXXXXXXXXXX	LED DRIVERS
		CON CNTR LEFT
3000	XXXXXXXXXXXXXXXXXXXX	TRACK (CLEARS IQD LATCH)
4000	XXXXXXXXXXXXXXXXXXXX	LED L1 L2 L3 L4 L5 L6 L7 L8 L9
		LED L10 L11 L12 L13 L14 L15 L16 L17 L18 L19
		LED L20 L21 L22 L23 L24 L25 L26 L27 L28 L29
		LED L30 L31 L32 L33 L34 L35 L36 L37 L38 L39
		LED L40 L41 L42 L43 L44 L45 L46 L47 L48 L49
4001	XXXXXXXXXXXXXXXXXXXX	TEAM 1 TRACK BALL CNTRS
		LED L1 L2 L3 L4 L5 L6 L7 L8 L9
		LED L10 L11 L12 L13 L14 L15 L16 L17 L18 L19
		LED L20 L21 L22 L23 L24 L25 L26 L27 L28 L29
		LED L30 L31 L32 L33 L34 L35 L36 L37 L38 L39
		LED L40 L41 L42 L43 L44 L45 L46 L47 L48 L49
4002	XXXXXXXXXXXXXXXXXXXX	TEAM 2 TRACK BALL CNTRS
		LED L1 L2 L3 L4 L5 L6 L7 L8 L9
		LED L10 L11 L12 L13 L14 L15 L16 L17 L18 L19
		LED L20 L21 L22 L23 L24 L25 L26 L27 L28 L29
		LED L30 L31 L32 L33 L34 L35 L36 L37 L38 L39
		LED L40 L41 L42 L43 L44 L45 L46 L47 L48 L49
5000	XXXXXXXXXXXXXXXXXXXX	WATCHDOG
0000-FFFF	XXXXXXXXXXXXXXXXXXXX	PROGRAM

The RAM is shared by the microprocessor and the alphanumeric generator. When B02 is high, the RAM is addressed by the microprocessor. When low, it is addressed by various horizontal and vertical sync signals. This process is called direct memory access, or cycle sharing.

PROGRAM MEMORY

Your 4-Player Football game PCB may contain one of several possible program memory chips sets. The -01 version of the PCB contain 16 PROMs for the memory.

The -02 version contains 4 ROM chips for the memory. A third possibility would be a mixture of ROMs and PROMs. For information regarding which ROMs are equivalent to which PROMs, see the Illustrated Parts Catalog chapter of the game manual.

Diagram illustrating the program memory system. The system includes two 1-to-4 decoders (D4) and two 4-to-1 multiplexers (M4). The decoders are connected to the CPU (CPU) and the ROMs (ROM1, ROM2, ROM3, ROM4). The CPU outputs are connected to the ROMs via the multiplexers. The ROMs are connected to the CPU via the multiplexers. The CPU outputs are connected to the ROMs via the multiplexers. The ROMs are connected to the CPU via the multiplexers.

© 1979 Atari, Inc.